

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)


(51) International Patent Classification 6;	sification 6:		(11) International Publication Number: WO 99/40676
H02M 7/797	,	F F	(43) International Publication Date: 12 August 1999 (12.08.99)
(21) International Application Number:		8/02273	PCT/SE98/02273 (81) Designated States: US, European pairent (AT, BE, CH, CY, Dr.
(22) International Wling Date:	10 Decembe	0.12.98)	SE)
(30) Priority Data: 9800205–8	27 January 1998 (27.01.98)	SS	Published With International search report. In English translation (filed in Swedish).
(71) Applicant (for all designated States except US): ASEA BROWN BOVERI AB [SEJSE]; S-721 28 Vascerls (SE).	plicant (for all designated States except US): ASEA BROWN BOVERI AB [SEVSE]; S-721 28 Vasteriis (SE).	ASEA is (SE).	

(72) Inventor; and (75) Inventor/Applicant (for US only): BILLENGA, Bo [SE/SE]; Akestavigen 7, S-730 50 Stultura (SE).

(74) Agents: BJERKÉN, Háhan et al.; Bjerkéns Parentbyrá KB, P.O. Box 1274, S-801 37 Gävle (SE).

(54) Title: A CONVERTER DEVICE

rect voltage and conversely comprises in a serial connection between the poles (5, 6) of a direct voltage side at
least four unlik (1-4) each consisting of a sentitoonductor
eleant (10-13) of turn-off type and a first direct (14)
connected in anti-parallel theravith. A first mid-point
(15) of the series connection is connected on an ilentanting
voltage phase line (16) and forms a plase output. Second
mid-points (18, 19) of the series connection are connected
to a mid-point of the direct voltage side (9) through anch
mist (20, 22 and 21, 23, expectively). An apparatus (24)
is adapted to control the senticonductor elements (11, 12)
with a pulse width modulation frequency of at least one
order of magnitude higher than the fundamental frequency
of the alternating voltage of the phase line (16) and the
rest of the semiconductor elements (10, 13, 22, 23) with
a frequency being substantially lower and within or close
to the frequency range one or a couple of times of said
fundamental frequency.



FOR THE PURPOSES OF INFORMATION ONLY

	Albania	2	Spath	2	Lesotho		Slovenia
	America	E	Finland	5	Lithuania		Slovakia
	Andrie	E	Presce	3	Luxembourg		Scrept
	Ammelia	ð	Gabon	Ľ	Luvia		Swaziland
	Averhalian	8	United Kingdom	MC	Monaco	£	D Deed
	Bosnia and Herzceovina	8	Georgia	æ	Republic of Moldova		Ogo
	Barbados	3	Chana	MG	Madagascar		Tulibitan marketan
	Belgium	3	Guinea	MK	The former Yugoslav		Turbmenistun
	Burkina Paso	g	Greece		Republic of Macedonia		Toutey
	Bulbaria	E	Hungary	ML	Mali		Trinidad and Tobago
	Benin	2	Irehand	MN	Mongolia		Ulcrahe
	Brazil	=	krael	Æ	Mauritania		Uganda
	Behrus	2	Keland	MW	Malawi		United States of America
	Counds	E	Italy	W	Mexico		Uzbekisten
	Central African Republic	=	Japan	Ž	Niger		Viet Nam
	Contro	2	Keaya	¥	Netherlands		Yuguslavia
	Switzerland	KG	Kyrgyzstan	2	Norway		Zimbabae
	Côte d'Ivoire	2	Democratic People's	NZ	New Zealand		
	Cameroon		Republic of Korea	로	Poland		
	China	2	Republic of Korea	Ē	Portugal		
	Cubs	KZ	Kazakatun	8	Romania		
ซ	Crech Republic	2	Saint Lucia	S	Russian Pederation		
	Cermeny	3	Liechtenstein	æ	Suden		
	Denmark	ž	Sri Lanka	88	Sweden		
	-	:		٤	Chamber		

2

A converter device

FIELD OF THE INVENTION AND PRIOR ART

. :

point and the phase output connected to the mid point of the nodulation pattern on the phase output of the device by least the mid point, the plus pole and the minus pole of the of the first diode in the unit arranged between this second mid direct voltage side and an apparatus for controlling the semiconductor elements of the units to generate a train of pulses with determined amplitudes according to a pulse width of a semiconductor element of turn-off type and a first diode ing arranged between two poles, a positive one and a negative phase line connected to a first mid point, which is called phase output, of the series connection between two units while dividing the series connection into two parts, means adapted to provide a mid point between the two poles on said direct voltage side and put these poles on the same voltage but with opposite signs with respect to the mid point of the direct voltage side, a second mid point of each said part of the series connection being through a second diode with the conducting direction with respect to the phase output opposite to the conducting direction alternatingly connecting the alternating voltage phase line to at nating voltage into direct voltage and conversely, which comprises a series connection of at least four units each consisting connected in anti-parallel therewith, said series connection beone, of a direct voltage side of the device, an alternating voltage The present invention relates to a device for converting alterdirect voltage side. ဓ္က 35 25 5 2

WO 99/40676 , PCT/SE98/02273

Such devices may be used in all kinds of situations, in which direct voltage is to be converted into alternating voltage or conversely, in which examples of such uses are in stations of HVDC-plants (high voltage direct current), in which direct 5 voltage normally is converted into a three-phase alternating voltage or conversely or in so called back-to-back-stations in which alternating voltage is firstly converted into direct voltage and this is then converted into alternating voltage, as well as in SVCs (Static Var Compensator), in which the direct voltage side consists of one or more capacitors hanging freely.

Such converter devices already known have a number of drawbacks, when these are used for transmitting high powers, and the present invention aims at a converter device being well suited to transmit high powers, although the invention is not restricted to this field of use, since a converter device of this type may very well find other field of uses. However, the case of transmitting high powers will for this reason hereinafter be discussed for eliminating but not in any way restricting the invention.

scribed in the IEEE-article IEEE Trans. on Ind. Appln. Vol 32, no converters are described therein, namely multi-level converters with clamping diodes, multi-level converters based upon flying live power, such as for example in HVDC- and back-to-back-applications. The greatest problem of multi-level converters having clamping diodes is that the diode cost will be very high when the converters of this voltage stiff so called VSC-type (Voltage 3, 1996, pages 509-517. Three different types of multi-level capacitors and multi-level converters based upon cascaded converters. Only the two first ones are suitable for transmitting acentials on said phase output. Different types of such multi-level Source Converter) for high power applications have been de-The device defined in the introduction is a so called multi-level converter, since it may deliver at least three different phase po-33 . 22 ဓ္က

number of levels increases, so that for example in the case of

PCT/SE98/02273

they require instead a large number of capacitors, and the capacitor size increases with a comparatively large factor when the number of levels is increased, in which this factor is for need of more clamping diodes then said semiconductor elements of turn-off type. The converter devices with flying capacitors require for sure no clamping diodes, but ive levels the number of clamping diodes increases so that example five to six when it is changed from three to five levels. Accordingly, this solution is also very costly.

S

SUMMARY OF THE INVENTION

9

reduced to a large extend, primarily at an increased number of vice of the type defined in the introduction, which is well suited for high voltage and high power applications and in which the drawbacks mentioned above of such devices already known are The object of the present invention is to provide a converter delevels of the converter.

रु

second diodes and in the units between the respective second modulation frequency and within or close to the frequency range said alternating voltage phase line and to control the semiconductor elements connected in anti-parallel with said mid point and the respective pole to be turned on and turned off with a frequency being substantially lower than said pulse width This object is according the invention obtained by connecting a of said second diodes in a device of the type mentioned in the introduction, and that the apparatus is adapted to control the semiconductor elements of the units between the two second mid points to be turned on and turned off with a pulse width modulation frequency of at least one order of magnitude higher than the fundamental frequency of the alternating voltage of semiconductor element of turn-off type in anti-parallel with each one or a couple of times said fundamental frequency. 25 8 2

unit for a series connection of a higher number of said units so which means that for this semiconductor elements having a since such high voltage semiconductor elements cannot take Voltages in the order of 10-400 kV are normally handled in devices of this type, and this requires then a series connection of a higher number of semiconductor elements within each said as to distribute the voltage these have to hold in the blocking state among a high number of such semiconductor elements. frequency through which the semiconductor elements first mentioned are switched may for example be 50 or 60 Hz, while the pulse width modulation frequency is typically 1-2 kHz. This means that totally different, more exactly lower, demands are made upon the semiconductor elements first mentioned, which have not to be turned on and turned off with any high frequency, considerable better ability to hold high voltages may be used, high frequencies without unacceptably high switching losses. whereas the semiconductor elements of the "inner" units are turned on and off with a significantly higher frequency, more exactly the so called real pulse width modulation frequency. The way in anti-parallel with said second diodes it is possible to also control the connection of the mid point of the direct voltage side pulse width modulation pattern at the connection of the phase ine to the phase output by turning these semiconductor low frequency in the order of the fundamental frequency of the By arranging a semiconductor element of turn-off type in this to the second mid point, and it gets possible to obtain a desired elements on and off as well as those arranged between said second mid point and the respective pole with a comparatively alternating voltage of the alternating voltage phase line, 23 र 2 S 9

35

κV, which means a considerable saving of costs and simplifies

the control of the device. Semiconductor elements with a smaller component area may alternatively be used, which have a higher

32

be of high voltage type, for example hold 4-6 kV instead of 2-3

number of semiconductor elements connected in series between

said second mid point and the respective pole, since these may

Thus, in the present case it will be possible to use a lower

ဓ္က

3

PCT/SE98/02273

comparatively seldom. The same condition is valid for the switched thermal resistance, but which are available to a low cost, may semiconductor elements connected in anti-parallel with second diodes and switched with a low switching frequency. semiconductor elements these be used for

advantageously adapted, when sald voltage harmonics occur to optionally carry out one or several additional switchings of the second diodes and those in the units between the respective such instabilities, in which the frequency in question may during a very short period of time become for example three times said undamental frequency, but it is still considerably lower than the semiconductor elements is obtained by this and the advantages mentioned above of the invention with respect to the devices already known will by this be very remarkable. The apparatus is semiconductor elements connected in anti-parallel with said second mid point and the respective pole within a fundamental requency period, in which a switching is defined as comprising a turn-off and turn-on. It may in this way be compensated for nected in anti-parallel with said second diodes and in the units between the respective second mid point and the respective pole with a frequency coinclding with said fundamental frequency in absence of voltage harmonics in the alternating voltage phase line. A large difference in frequency between the control of these semiconductor elements and the other According to a preferred embodiment of the invention the apparatus is adapted to control the semiconductor elements conpulse width modulation frequency. 22 2 5

9

els, in which one of them is the mid point of the direct voltage side and just as many are positive as negative, in which said apparatus is adapted to control the semiconductor elements of the units and the semiconductor elements connected in antiparallel with said second diodes to alternatingly connect the alternating voltage phase line to an odd number of different lev-According to another preferred embodiment of the invention the 32 ဓ္က

capacitor (s) are connected in such a way that they across the poles thereof will have a considerably lower voltage than in the case of the flying capacitors of the devices already known, more

35

converter devices based upon flying capacitors, since a flying

the respective pole as well as the semiconductor elements capacitor is very advantageous with respect to the arrangement these inductors and/or filters for extinguishing such harmonics said inductors or transformers, so that stresses thereon may be reduced and these may be made less costly, and lower switching losses may be obtained. Such converter devices with a higher number of levels and the advantages associated therewith may according to this advantageous embodiment of the invention be obtained in a simple way and to a low cost. The advantages of the lower frequency of the semiconductor elements arranged between the respective second mid point and connected in anti-parallel with said second diodes have been discussed above. In addition thereto, this way to arrange a flying of flying capacitors of the second type mentioned above of example three levels, results in a better adaptation of the pulse width modulation pattern to the sinus wave desired to be obtained downstream of an inductor or transformer arranged in said alternating voltage phase line, so that the harmonics generated during the conversion are reduced or the size of may be reduced, lower voltage differentials may be obtained for mid point, that it comprises (n-3)/2 so called flying capacitors hereof to a mid point of said series connection, which is located posite side of the phase output with respect to the connection unit between itself and another capacitor connection or the phase output. Such a multi-level converter device with a higher number of levels than another converter device, which has for number is n, which is at least five, that at least (n-1)/2 of said and that each said flying capacitor is connected with one pole between the phase output and the second mid point on the opmid point belonging to the opposite pole thereof and has at least one unit between itself and the second mid point and another units are connected in series between the second and the first ဓ္က 5 2 25 S 9

PCT/SE98/02273

voltage thereacross is in the invention preferably not more than half the voltage across the entire series connection, which is of a great importance, since the power to be handled by a capacitor is proportional to the square of the voltage, so that the present invention enables a use of flying capacitors while avoiding the large number of clamping diodes which would be mentioned, and the drawbacks of the second type of converter devices based upon flying capacitors has with respect to requirements of very large capacitors for a large number of levels of the converter device are nevertheless avoided. A large advantage of a converter device according to this embodiment of the invention is accordingly that it is possible to get a fivelevel-converter to a comparatively low additional cost with necessary in the case of a converter device of the type first exactly the voltage across the flying capacitor with the highest

9

S

across the poles thereof substantially equal to U/4, in which U is said units are adapted to give the flying capacitor a voltage the voltage between the two poles of the direct voltage side. The voltage of the flying capacitor may in this way be kept low and According to a preferred embodiment of the invention n is 5 and the size and the cost thereof may be kept at a low level. 2

22

respect to a three-level-converter, and it will be easy to modify a

three-level-converter.

5

real level of the voltage between the poles of the capacitor, so that the capacitor is upon said connection charged for a voltage level thereof lower than desired and discharged for a voltage level thereof higher than desired. This process is possible apparatus is adapted to control sald units, when one pole of said flying capacitors is connected to said phase output so that the phase current passes said capacitor, to make this connection in tential on the phase outlet depending upon the instantaneous thanks to the fact that there are two possible states giving al-According to another preferred embodiment of the invention the one of two ways, which gives substantially the same phase po-35 8

This process means that the capacitance value of the capacitor and the discharging, respectively, which is a suitable factor most the same potential on the phase output, in which one state may be used for charging the capacitor and the other for dismay be kept at a minimum, with a time constant for the charging higher than the period of time during which the capacitor is normally switched in each of the positions for a given switching frecharging the capacitor for a given direction of the phase current. quency. S

Further advantages as well as advantageous features of the invention appear from the following description and the other dependent claims.

BRIEF DESCRIPTION OF THE DRAWINGS 5

scription of preferred embodiments of the invention cited as ex-With reference to the appended drawings, below follows a deamples.

In the drawings:

is a circuit diagram illustrating a voltage stiff forced commutated three-level-converter already known connected to an alternating voltage network through inductors, in which only one phase leg is shown, Fig 1 22

ing to a first preferred embodiment of the invention, in which this is connected to a three-phase alternating illustrates a converter device of three-level-type accordvoltage network through inductors, Fig 2 ဓ

illustrates the construction of the device according to Fig 2 for one phase of the alternating voltage network Fig 3

35

WO 99/40676

2

PCT/SE98/02273

2

Fig 4 is a view corresponding to Fig 3 illustrating a five-level-converter device according to a second preferred embodiment of the invention, and

Fig 5 is a view corresponding to Fig 3 and 4, although somewhat simplified, of a seven-level-converter device according to a third preferred embodiment of the invention.

ည

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS 10 OF THE INVENTION

ing is only determined by the stray capacitance between the mid said two poles, and a point 9 (the mid point of the direct voltage grounding of the mid point of the direct voltage side) to a value X (= impedance grounding of the mld point of the direct voltage side, through for example a resistance R or an inductance L) up point of the direct voltage side and ground), so that the potenvice connected to a phase of an alternating voltage phase line is shown in Fig 3, but it is also possible that this constitutes the entire converter device, when this is connected to a one-phase alternating voltage network. The converter device is a so called VSC-converter, which has four units 1-4, usually called transistor valves or atternatively thyristor valves, connected in series Two capacitors 7, 8 connected in series are arranged between side) therebetween is connected to ground through an impedance Z, in which this impedance may vary from 0 (= direct o a value Xmax (= ungrounded mid point, in which the ground-Point Clamped)-converter device with clamping diodes of a type well known, and this figure is shown here only for comparing the design of this converter device with a three-level-converter dewhich is shown in Fig 2 and 3 and now will be described with reference to these two figures. Only a part of the converter debetween the two poles 5, 6 of a direct voltage side of the device. vice according to a first preferred embodiment of the invention, The converter device shown in Fig 1 is a so called NPC (Neutral 35 22 8 5 20

respective pole, in which U is the voltage between the two poles 5. 6.

The units 1-4 are each made of a semiconductor element 10-13 of turn-off type, such as an IGBT or a GTO, and a first diode 14, a so called free-wheeling diode, connected in anti-parallel therewith. Although only one IGBT or GTO per unit has been shown this may stand for a plurality of IGBTs or GTOs connected in series and controlled simultaneously, which also normally is the case, since a comparatively high number of such semiconductor elements are required for holding the voltage to be held by each unit in the blocking state.

A first mid point 15 of the series connection between the two units 2 and 3, which constitutes the phase output of the converter, is connected to an alternating voltage phase line 16 through an inductor 17. Said series connection is in this way divided into two equal parts with two units 1, 2 and 3, 4, respectively, of each such part.

A second mid point 18, 19 of each said part of the series connection is through a second diode 20, 21 with a conduction direction with respect to the phase output opposite to the conducting direction of the first diode in the unit arranged between this second mid point and the phase output connected to the mid point 9 of the direct voltage side. A semiconductor element 22, 23 of turn-off type, such as an IGBT, is connected in anti-parallel with each second diode. It is also here valid that a great number of semiconductor elements may in practice be connected in series so as to distribute the voltage they have to hold in the blocking state among each of them, although one single semiconductor element has been shown in anti-parallel with

35 Furthermore, the device has an apparatus 24 adapted to control the different semiconductor elements and by that ensure that the

ials +U/2 and -U/2, respectively, are in this way provided at the

PCT/SE98/02273

=

WO 99/40676

S

The converter device shown in Fig 3 differs with respect to the known shown in Fig 1 by the replacement of the two clamping construction thereof from the NPC-converter device already of turn-off type and a second diode connected in anti-parallel diodes 20', 21' by a unit consisting of a semiconductor element therewith. 9 5

By the new characteristic of the invention, i.e. to replace

replacement of the clamping diodes the semiconductor elements respective second mid point have not to be turned on and turned off with a higher frequency than a frequency in the order of said semiconductor elements 11, 12 of the units between the two frequency, which preferably is in the order of 1-2 kHz and at least an order of magnitude, usually 20-40 times higher than the sinusoidal design to be obtained on the alternating voltage phase line 16 on the opposite side of the inductor 17 with respect to the phase output 15. However, through said 10, 13 of the units located between the respective pole and the voltage levels desired to be obtained on the phase output 15 are possible to control the second mid points 18, 19 through the apparatus 24 as before to be turned on and turned off with a pulse width modulation fundamental frequency of the alternating voltage of substantially semiconductor element of turn-off type connected in anti-parallel therewith, completely new possibilities to obtain the different clamping diode by a unit comprising a diode and obtained. More exactly it is 35 25 ဓ 2

fundamental frequency any longer, in which the frequency in

two times per period. The semiconductor elements 22 and 23 are also controlled with the same frequency as the and 12 appear clearly from the disclosure above. +U/2 is elements 10 and 11 on, -U/2 is obtained by turning the semiconductor elements 12 and 13 on, while the mid point potential may be obtained either through turning the but this may also be a multiple thereof, such as for example three times the fundamental frequency, especially when voltage which the phase voltage may pass zero at more occasions than semiconductor elements 10 and 13. The advantages of not being forced to control the semiconductor elements 10 and 13 obtained on the phase output 15 by turning the semiconductor semiconductor elements 23 and 12 or the semiconductor with the same high frequency as the semiconductor elements 11 question preferably is identical to said fundamental frequency, harmonics occur on the alternating voltage phase line 16, elements 22 and 11 on. 5 S 9

voltage and conversely between a direct voltage side and an It is illustrated in Fig 2 how a converter device according to Fig 3 is designed for converting direct voltage into alternating alternating voltage network with three phases 25, 26, 27. A control for each phase is taking place in accordance with the description made with reference to Fig 3.

20

ranged instead of one such unit between each mid point 18 and A converter device with respect to one phase according to a second preferred embodiment of the invention is illustrated in Fig 4 in a view corresponding to Fig 3, and this differs from the units 28-35 between the two poles 5 and 6, in which four are arranged on each side of the phase output 15. Furthermore, two 19 and the respective pole. Moreover, two units 36-39 are ar-Finally, a so called flying capacitor 40 is connected with one embodiment according to Fig 3 by the series connection of eight units are arranged between the respective second mid point 18, 19, respectively, and the mid point 9 of the direct voltage side. 35 ဓ 25

P. 1

WO 99/40676

PCT/SE98/02273

den andra 18, 19 mittpunkten på motsatt sida om fasutgången mot anslutningsmittpunkten tillhörande dess motsatta pol och heter, vilken är belägen mellan nämnda fasutgången 15 och har en enhet mellan sig och den andra mittpunkten och en enhet mellan sig och fasutgången.

S

nămligen +U/2, +U/4,0, -U/4 samt -U/2. Hos denna anordning år det meningen att de mellan de andra mittpunkterna 18 och liggande mellan respektive andra mittpunkt och pol samt enheterna 36, 37 och 38, 39 styrs med en betydligt lägre Hos denna anordning är det möjligt att uppnå fem olika 19 liggande enheterna styrs som ovan beskrivits med pulsfrekvens i storleksordningen av den grundfrekvens växelspännivåer på till den första mittpunkten 15 levererade pulser, 34, 29, breddsmoduleringsfrekvens och enheterna 28, ningen på växelspänningsfasledningen 16 har.

10

vilka kopplingstillstånd företrädesvis bör användas för att ningsnivåer som kan uppnås på den första mittpunkten 15 och Därvid anger följande kopplingstillståndstabell de spänuppnå dessa spänningsnivåer.

20

12

	28 42- 36	9	=	34 oct	11	32	36 och 37	38 och 39
V=ff/7		-	-	۰	۰	•	۰	1
V=U/4			۰	0	۰	-	0	1
V=0/4	1	٥	1	0	1	0	0	1
0.0	-	٥	٥	٥	1	1	0	1
0.7	°	-	-	-	۰	۰	1	٥
Va-11/4	°	-	٥	1	۰	٦	1	0
V*-U/4	°	٥	-	-		۰	1	0
2,0-0		۰	۰	1	-	-	**4	0

och 0 för Dărvid står på konventionellt sätt 1 för tänd släckt. 25

1 and 0 stand in a conventional way for turned on and turned off, respectively.

The following "rules" have been used in this table.

28, 29 and 38, 39, 34, 35 and 36, 37. The following couples have the same state:

The following couples are complementary:

9

28, 29 and 36, 37, 34, 35 and 38, 39 28, 29 and 34, 35 30 and 33 31 and 32 36, 37 and 38, 39.

pacitor 40. Which one of these two ways is the one to be used is ing in a charging of the capacitor when the voltage across the tained by switching in the flying capacitor 40, which is charged to the voltage U/4, in either direction. This may be obtained in determined by the voltage of the flying capacitor 40, so that an apparatus corresponding to the apparatus 24 in Fig 3 controls the different semiconductor elements to choose the way resultpoles thereof is too low and a discharging thereof when the volt-It appear from the table above that the intermediate voltage levels +U/4 and -U/4, respectively, which voltages may be obtwo different ways, which charges or discharges the flying ca-22 2 5

age thereacross is too high with the aim to keep the voltage across the poles of the capacitor at U/4. The voltage across the capacitor is by that kept almost constant, which means a low energy content and the capacitor may by that be made small, i.e. with a low capacitance. ဓ

60 Hz and the converter only has to deliver active or reactive We assume for the sake of exemplifying that the frequency of the alternating voltage on the phase line 16 is for example 50 or power at this fundamental frequency. The following is then valid:

32

37, 38, 39. But also the semiconductor elements 30-33 will have may be chosen, or alternatively semiconductor elements with a ation frequency (PWM-frequency) of 1-2 kHz. The inner units 30-33 will then have a mean switching frequency of half the 36, 37 and 38, 39 will only switch with the fundamental fre-29 and 34, 35) or at 0-voltage (36, 37 and 38, 39). This means that the switching losses will be kept at a low level. This is valid a lower mean switching frequency than the corresponding 3level-converter, so that high voltage semiconductor elements PWM-frequency, i.e. 0,5-1 kHz. The other units 28, 29, 34, 35, quency (50 or 60 Hz), and they will do so either at 0-current (28, especially for the semiconductor elements 28, 29, 34, 35, 36, we assume that the converter operates with a pulse width modusmaller area and a higher thermal resistance.

S

9

5

and the function thereof appear from the description of the device according to Fig 4. Thus, two flying capacitors 43 are arranged for obtaining different voltage levels, in which the voltage across the outer capacitor 40 will be U/3 and across the inner capacitor 43 U/6. It is possible to continue in this way and by adding further flying capacitors obtain converter devices with A seven-level-converter device constructed in the same way as the converter device according to Fig 4 is illustrated in Fig 5, more levels, i.e. 9, 11, ...

2

The valves are advantageously so designed that they give the $\frac{x \cdot U}{(n-1)}$, in which $x = 1, \dots \frac{n-3}{2}$ and U is the voltage across the two poles of the direct voltage side. This means for example in the lying capacitors a voltage Ux across the two poles thereof of case of 9 levels $U_1 = U/8$, $U_2 = 2U/8$ and $U_3 = 3U/8$.

25

ferred embodiments described above, but many possibilities to modifications thereof would be apparent to a man with ordinary The invention is of course not in any way restricted to the preskill in the art without departing from the basic idea of the invention.

33

8

16

PCT/SE98/02273

ferent should that be desired, so that the voltage levels obtained ond mid points and the respective pole may for example be difon the first mid point 15 have another mutual relation than ent mid points of said series connection and between said secrhe distribution of the units arranged on both sides of the differshown above.

S

WO 99/40676

12

∞

WO 99/40676

1. A device for converting alternating voltage into direct voltage and conversely, which comprises a series connection of at least four units (1-4, 28-35) each consisting of a semiconductor element of turn-off type (10-13) and a first diode 14) connected in anti-parallel therewith, said series positive one and a negative one, of a direct voltage side of o a first mid point (15), which is called phase output, of the series connection between two units while dividing the series he device, an alternating voltage phase line (16) connected connection being arranged between two poles (5, 2 9

alternatingly connecting the alternating voltage phase line to ohase output connected to the mid point of the direct voltage determined amplitudes according to a pulse width modulation pattern on the phase output (15) of the device by opposite to the conducting direction of the first diode (14) in the unit arranged between this second mid point and the side and an apparatus (24) for controlling the semiconductor elements of the units to generate a train of pulses with connection into two parts, means (9) adapted to provide a mid point between the two poles on said direct voltage side and put these poles on the same voltage but with opposite a second mid point (18, 19) of each said part of the series connection being through a second diode (20, 21) with the conducting direction with respect to the phase output signs with respect to the mid point of the direct voltage side, . 22

2

with each of said second diodes, and that the apparatus is adapted to control the semiconductor elements of the units (2, 3, 30-33) between the two second mid points (18, 19) to be turned on and turned off with a pulse width modulation requency of at least one order of magnitude higher than the fundamental frequency of the alternating voltage of said element (22, 23) of turn-off type is connected in anti-parallel

35

at least the mid point, the plus pole and the minus pole of the

direct voltage side, characterized in that a semiconductor

8

respective pole to be turned on and turned off with a semiconductor elements (22, 23) connected in anti-parallel 29, 34, 35) between the respective second mid point and the requency being substantially lower than said pulse width modulation frequency and within or close to the frequency control the with said second diodes (20, 21) and in the units (1, 4, 28, ange one or a couple of times said fundamental frequency. **\$** voltage phase line and alternating

S

ments (22, 23) connected in anti-parallel with said second tween the respective second mid point and the respective A device according to claim 1, characterized in that said apparatus (24) is adapted to control the semiconductor elediodes (20, 21) and in the units (1, 4, 28, 29, 34, 35) bepole with a frequency being a multiple of said fundamental requency. ۲i

5

5

9

elements connected in anti-parallel with said second diodes and in the units between the respective second mid point and the respective pole with a frequency coinciding with said fundamental frequency in absence of voltage harmonics in said apparatus (24) is adapted to control the semiconductor A device according to claim 1 or 2, characterized in that he alternating voltage phase line. က်

2

25

of the semiconductor elements connected in anti-parallel with said second diodes and those paratus (24) is adapted to optionally carry out one or several in the units between the respective second mid point and the A device according to claim 3, characterized in that said apespective pole within a fundamental frequency period additional switchings 4. ဓ

A device according to any of claims 1-4, characterized in that it has four valves (1-4) with one or more said units connected in series adapted to be controlled simultaneously through the apparatus (24), each of said valves being deď. 35

PCT/SE98/02273

espectively are arranged between the phase output (15) and ween the respective mid point (18, 19) and the respective pole, that a valve is arranged between the mid point (9) of and that the apparatus (24) Is adapted to carry out an alternating connection of three different potential levels to the signed to take substantially the same portion of a voltage applied to one or more such valves connected in series as other such valves when the semiconductor elements included herein are turned off, that two valves (1, 2 and 3, 4), he respective pole (5, 6), that a valve (1,4) is arranged behe direct voltage side and said second mid point (18, 19), ohase output (15).

S

5

)/2 of said units are connected in series between the (n-3)/2 so called flying capacitors (40, 43), and that each said flying capacitor is connected with one pole thereof to a mid point (41, 42) of said series connection, which is located between the phase output and the second mid point on the opposite side of the phase output with respect to the connection mid point (41, 42) belonging to the opposite pole hereof and has at least one unit between itself and the with said second diodes to alternatingly connect the roltage side and just as many are positive as negative, in second (18, 19) and the first mid point (15), that it comprises second mid point and another unit between itself and another to control the semiconductor elements (10-13) of the units and the semiconductor elements (22, 23) connected in anti-parallel alternating voltage phase line to an odd number of different evels, in which one of them is the mid point of the direct which said number is n, which is at least five, that at least (n-A device according to any of claims 1-4, characterized in that the apparatus (24) is adapted capacitor connection or the phase output. ဖွ

25

2

7. A device according to claim 6, characterized in that n is 5, and that it has one said flying capacitor (40). 35

ဓ

units are adapted to give the flying capacitor (40) a voltage across the poles thereof substantially equal to U/4, in which U is the voltage between the two poles of the direct voltage A device according to claim 7, characterized in that said ω.

S

9

tive direct voltage pole, that two valves (28, 29, 34, 35) are arranged between the respective second mid point and the respective direct voltage pole, that a valve (31, 32) is arranged between the respective connection (41, 42) of the flying capacitor (40) to the series connection and the phase each valve is adapted to take substantially the same portion of a voltage applied to one or more such valves connected in 35) are arranged between the phase output and the respec-A device according to claim 7 or 8, characterized in that said series connection has eight valves (28-35), in which series as other such valves when the semiconductor elements included therein are turned off, that four valves (28о О

5

5

ies between the mid point of the direct voltage side and said output (15), and that two valves (36-39) are connected in sesecond mid point. 2

10. A device according to claim 6, characterized in that n is 7.

two flying capacitors (40, 43), and that the inner capacitor (43) connected by the poles thereof to said series connection closest to the phase output (15) is adapted to have a voltage of U/6 across the poles thereof and the second, outer capacitor (40) is adapted to have a voltage of U/3 across the 11.A device according to claim 9, characterized in that it has 23 ဓ

ooles thereof, in which U is the voltage between the two poles of the direct voltage side.

35

PCT/SE98/02273

7

WO 99/40676

12.A device according to claim 6, characterized in that the valves are adapted to give the flying capacitors (40, 43) a voltage U_x across the two poles thereof of $\frac{x \cdot U}{(n-1)}$, in which

 $x = 1, \dots \frac{n-3}{2}$ and U is the voltage across the two poles of the

direct voltage side.

gives substantially the same phase potential on the phase outlet depending upon the instantaneous real level of the voltage between the poles of the capacitor, so that the capacitor is upon said connection charged for a voltage level 13.A device according to any of claims 6-12, characterized in that the apparatus (24) is adapted to control said unit, when one pole of said flying capacitors (40, 43) is connected to said phase output so that the phase current passes said capacitor, to make this connection in one of two ways, which hereof lower than desired and discharged for a voltage level hereof higher than desired.

14.A device according to any of claims 1-13, characterized in that said semiconductor elements are IGBTs (Insulated Gate Bipolar Transistor).

2

15.A device according to any of claims 1-13, characterized in that said semiconductor elements are GTOs (Gate Turn-Off thyristor).

25

16.A device according to any of claims 1-15, characterized in that said direct voltage side Is formed by a direct voltage network for transmitting high voltage direct current (HVDC) and the alternating voltage phase line belongs to an alternating voltage network.

ဗ

17.A device according to any of claims 1-15, characterized in that it is a part of a SVC (Static Var Compensator) with the direct voltage side formed by capacitors hanging freely and

32

WO 99/40676

ଷ

PCT/SE98/02273

the alternating voltage phase line belonging to an alternating voltage network.

work, and that it comprises one said series connection and 18. A device according to any of claims 1-17, characterized in 25-27) included in a multiple-phase alternating voltage netsecond diodes associated therewith and semiconductor elements of turn-off type connected in anti-parallel therewith for each phase line connected in parallel with each other that it has at least two alternating voltage phase lines (16, between sald poles of the direct voltage side. S 9


19.A device according to claim 18, characterized in that the number of phases of the alternating voltage network is three.

5

5

9

S



INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 98/02273

PKGE: HQ2M, 7/197 PKEL DS STEANCHED	\ <u>\</u>	A. CLASSIFICATION OF SUBIECT MATTER		
FIELDS SEARCHED	I PC6	: HO2M 7/797 g to International Patent Chastification (IPC) or to both national C	sstiftcathm and 1PC	
Percentage 1987 1	B. FIE	LDS SEARCHED	ation symbols	
Decimentation accorded that the minimum decumentation to the exent that such documents are included in the fields rearched SE_DK, F1, NO classes as above Berctorie data has compiled during the international search (name of data bare and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category A US 5617308 A (ANDREW P. WEISE ET AL), 1 April 1997 (10.164.97), column 3, 11the 34 - 11the 40, abstract	1976	HOW HOS. HOS.		
ax Cxx.	Оосише	ntation rearched other than minimum decumentation to the extent	hat such documents are included in	the fields searched
T AL), T AL), 34 - 1, 34 - 1, 34 - 1, Author Author	SE, CI	(,FI,NO classes as above		
Ax C. Xx C.	Electron	ic data base consulted during the international search (name of data	base and, where practicable, scarch I	(pasn suur
T AL), 34 - 1 34	dA	PA.1		
US 5617308 A (ANDREW P. WEISE ET AL), (01.04.97), column 3, line 34 – l abstract ———————————————————————————————————	2 3 3	CUMENTS CONSIDERED TO BE RELEVANT		
US 5617308 A (ANDREW P. WEISE ET AL), (01.04.97), Column 3, line 34 - 1 abstract Ep 0533158 A2 (HITACHI, LTD.), 24 Mark (24.03.93), figure 1, abstract Further documents are listed in the continuation of Box C. Spead cargoner of tied document to document defining the general state of the art which is not considered to be upperced relevant and on the the international sling date to be upperced relevant on the state of the match of the published price to the indemnational sling date which is the profity date estimed the profity date estimed to or ability on and disclosure, use, cachitistion or other means which may believe on the indemnational sing date but later than the profity date estimed to of the natural coumpletion of the international start of the actual coumpletion of the international start of the profity date estimed of the published price to the indemnational start of the actual coumpletion of the international scarct to the profity date estimed the profit of the published price to the international scarct to the profit of the published price to the international scarct to the profit of the published price to the international scarct to the profit of the published price to the international scarct to the profit of the published price to the international scarct to the profit of the published price of the published price to file the tier of the published price of file to the state of the transfer of the published price of file the tier of the transfer of t	Catego		e, of the relevant passages	Recvant to claim No.
EP 0533158 A2 (HITACHI, LTD.), 24 Market (24.03.93), figure 1, abstract (24.03.93), figure 1, abstract formula definite the series are listed in the continuation of Box C. Speak acceptes of cited document comment definite, by earth and of the art which is not considered to be of particular releases certificate considered on or after the international sline date comment but a published on or after the international or which is comment which may be we deader or after the international or which is considered to be international strain or when the comment published prior to the international filing date but later than the priority date of aimed the priority date of aimed the priority date of aimed the priority date datined the priority date of the ISA/ the priority date of the SA/ the SGS, 9-102 42 STOCKHOLM	⋖	5617308 A (ANDREW P. WEISE ET AL) (01.04.97), column 3, line 34 - abstract	, 1 April 1997 line 40,	1-19
Ep 0533158 A2 (HITACHI, LTD.), 24 Marr (24.03.93), figure 1, abstract (24.03.93), figure 1, abstract Further documents are listed in the continuation of Box C. speak acceptes of cited document changes be are as a start the internation of the continuation of Box C. The document defining the general acts of the art which is not considered one of particular releases relier document but published on or after the internation of subter changes which may upway doubt on promitty claiming, or which is continued which may we doubt on promitty claiming or which is continued to make afficient, or subtition or when means the princip date of the international scarct or Car M. Februalary 1399 Author Author Author Februalary 1399 Author Author Februal Patent Office Febr		1		
Further documents are listed in the continuation of Box C. Special categories of cited documents formed definition be reparal after of the art which is not considered to be obseried a release. The colours that published on or after the international fling tate evile document but published on or after the internation of which is edged to catabilith the published on or after the internation or where account in the published on or after the international strainty to an oral abroad at the catabilities or when the principle of the international filing date but later than the principle date datimed e of the actual coumpletion of the international scarct. Pebruary 1999 February 1999 Author edgish Patent Office February 25,5-102 42 STOCKHOLM Hans	⋖	0533158 A2 (HITACHI, (24.03.93), figure	ch 1993	1-19
Further documents are listed in the continuation of Box C. Special categores of cited document document definitely to special acts of the art which is not cansidered to be of particular relevance enter document has published on or after the international filing date document which may brown deather approxy learning to which it relate to establish the published on or after the international filing date document referring to an oral disclosure, use, cathibition or other means the principly date datimed to the international sing date that than the principly date datimed to the actual coumpletion of the international secarct. The principle of the principle of the list of t		1		
Further documents are listed in the continuation of Box C. Speak categores of ited document of be of periodic release and to the art which is not cansidered to be of periodic releases enter document has published on or after the international filing tale cocument which may be the distribution of a cate the internation of thing the check contains the periodic and to a marker clustion or other speak is sense (as peak feeding and to a marker clustion or other accument referring to an erad disclosure, use, cothistion or other means the priority date datined to the priority date of the international scarct. The priority date datined to the priority date of the list international scarct. The priority date datined the priority date of the list list international scarct. The first priority date of the list list international scarct. The first priority date of the list list list list list list list list				•
Further documents are listed in the continuation of Box C. Speak categores of cited document the comment defines by speaks state of the art which it not considered to be of periodar reterones as of the art which it not considered entire document that published on or after the international filing date document which may be work deather on morary claimed, or which is entire to consider the published on or after the internation of the process means document profiting to an oral discount, use, exhibition or other means document published prior to the international fling date but later than the priority date defined or of the natural coumpletion of the international secarct Pebrysary 1999 Author edish Patent Office Patent (NA) Hans **CSSS_S-102 42 STOCKHOLM**				
Special categories of cited document on the construction of particular by parents and of the art which is not cansidered to be of particular published on or after the international filling tale or document has published on or after the international filling tale or cates the pathesism date of another cluston or other cates of excellent the pathesism date of another cluston or other or special reason (as specified) are specified to or and disclosure, use, eachieften or other operations referring to an oral disclosure, use, eachieften or other operations are demand to the international filing date but later than the privity date dating dates to the international scarcial. Date of the matural countpiction of the international scarcial. Date of the actual countpiction of the international scarcial. Abulton deficies Patent Office edits Patent Office Section 2018.		artier documents are listed in the continuation of Box C.		
document definiting by exerts after of the art which is not considered to be of periodic releases exert after the international film; date exert which may about an earlier the comment has positioned on or after the international film; date document which may be we deather on provide the position or which is repeated rearm (as pecifical controller). The comment is possible to the particular of the international film; date but later than the princip; date datimed to the international film; date but later than the princip; date datimed. The princip date datimed. The princip date datimed to the international securet. The princip date datimed to the international securet. The princip date datimed the security date date to the and mailing address of the ISA/		l	later decument published after the inter- date and not in conflict with the applie	national filing date or prior
erile document hat published on or after the international filling that caccurant when any have deather or protectly extending or which the caccurant when any have deather or protectly or who is the consistent of the publishment date of unable relation or other specified) are published prior to the international filling date but later than the priority date defined or the international sceneta. FEBITUALY 1999 Author or and mailting address of the ISA/ FEBITUALY 1999 Author or and mailting address of the ISA/ FEBITUALY 25 STOCKHOLM Hans				nvention
cated to statisfing the granication and to instant charges or nated agreed a case (a statisfing the granication and to instant referring to an eral disclosure, use, exhibition or other accument published prior to the international fling date but later than the priority state estimed e of the actual coumpletion of the international search Februalary 1999		u		tarmed invention cannot be ed to involve an inventive
means the priority date defined to the international filing date but later than '42- the priority date defined or of the actual coumpletion of the international search February 1999				Skimed invention cannot be when the document is
				ard Arrally
	Date o	\vdash	of mailing of the international so	earch report
	-		tarch 1999 (22.03.99)	
	2		orized officer	
	Swed			
	Box		s Bagge af Berga	

Facsimile No. + 46 8 666 02 86 Form PCT/15A/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT Information on patent family members

International application No. PCT/SE 98/02273

		
		•
5		1
Publication date	98	**********
2	20/08/96	03/12/98 29/04/98 18/05/98 13/08/93 17/10/95 24/03/98 01/09/98 04/02/98
	ន	628617419422
		-
>-	¥ O	AABAAAABAA,
famil ber(r	4560	6141 1707 1707 197 193 193 788 3947
Patent family member(s)	821	69226141 0838855 2751707 5206449 5459655 5731970 5801936 2707883 5083947
_	A 01/04/97 JP 8214560	
	ן כּן	#64488844 2
	01/04/97 JP 8214560	
۔	6	66
Publication date	4	24/03/93
물	5	24/
	_	A2
tu tu	1 3	1
ocum reh re	1730	0533158
Patent document cited in search report	561	150
Gred	S	 &
		_
	-	

Form PCI/ISA/210 (patent family annex) (July 1992)